

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/002,713	7.	11/01/2001	Michael E. Ichiriu	N1-P107	3008	
	7590 04/06/2004		EXAMI	INER		
Shemwell &			KERVEROS, JAMES C			
4880 Stevens Creek Blvd., Suite 201				ART UNIT	PAPER NUMBER	
San Jose, CA 95129				2133	2133	
				DATE MAILED: 04/06/2004	1	

Please find below and/or attached an Office communication concerning this application or proceeding.

.,4		Applicatio	n No.	Applicant(s)					
		10/002,71	3	ICHIRIU ET AL.					
	Office Action Summary	Examiner		Art Unit					
		James C K	erveros	2133					
Period fo	The MAILING DATE of this communicate or Reply	ion appears on the	cover sheet with the c	orrespondence address					
THE - External control	MORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA ensions of time may be available under the provisions of 37 r SIX (6) MONTHS from the mailing date of this communic e period for reply specified above is less than thirty (30) dato period for reply is specified above, the maximum statutor ure to reply within the set or extended period for reply will, I reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	TION. CFR 1.136(a). In no eve ation. ys, a reply within the statu y period will apply and wil by statute, cause the appli	nt, however, may a reply be tin lory minimum of thirty (30) day expire SIX (6) MONTHS from cation to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication D (35 U.S.C. § 133).	on.				
Status		•							
1)⊠	Responsive to communication(s) filed o	n <u>11 June 2002</u> .							
2a) <u></u> ☐	This action is FINAL. 2b)	☑ This action is no	on-final.						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	tion of Claims								
5)□ 6)⊠ 7)⊠	Claim(s) <u>1-61</u> is/are pending in the appl 4a) Of the above claim(s) <u>23-38 and 50-</u> Claim(s) is/are allowed. Claim(s) <u>1-22 and 39-49</u> is/are rejected. Claim(s) <u>3,4 and 18</u> is/are objected to. Claim(s) are subject to restriction	<u>61</u> is/are withdraw							
Applicat	tion Papers								
10)⊠	The specification is objected to by the Ex The drawing(s) filed on <u>01 November 20</u> Applicant may not request that any objection Replacement drawing sheet(s) including the The oath or declaration is objected to by	DO1 is/are: a) ac n to the drawing(s) b correction is require	e held in abeyance. Seed if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121	(d).				
Priority	under 35 U.S.C. § 119								
a)	Acknowledgment is made of a claim for D All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International See the attached detailed Office action for	cuments have been cuments have been he priority docume Bureau (PCT Rule	n received. n received in Applicat nts have been receive e 17.2(a)).	ion No ed in this National Stage					
Attachmer	• •								
	ce of References Cited (PTO-892)	0.49)	4) X Interview Summary Paper No(s)/Mail D	(PTO-413) ate					
3) 🛛 Infor	ce of Draftsperson's Patent Drawing Review (PTO- rmation Disclosure Statement(s) (PTO-1449 or PTC er No(s)/Mail Date <u>3.4</u> .			Patent Application (PTO-152)					

Application/Control Number: 10/002,713

Art Unit: 2133

DETAILED ACTION

Election/Restrictions

Restriction to one of the following inventions is required under 35 U.S.C. 121:

- I. Claims 1-22, 39-49, drawn to content addressable memory (CAM) device having a counter circuit for incrementally adjusting a limit value, classified in class 365, subclass 49.
- II. Claims 23-38, drawn a content addressable memory (CAM) method for accessing data stored in a CAM array, classified in class 365, subclass 49.
- III. Claims 50-61, drawn to a content addressable memory (CAM) device and method for accessing rows of CAM cells in a CAM array in a biased sequence order, classified in class 714, subclass 719.

The inventions are distinct, each from the other because of the following reasons:

Inventions I and II are related as product and process of use. The inventions can be shown to be distinct if either or both of the following can be shown: (1) the process for using the product as claimed can be practiced with another materially different product or (2) the product as claimed can be used in a materially different process of using that product (MPEP § 806.05(h)). In the instant case the method (II) does not require a counter circuit for incrementally adjusting a limit value in order to access data stored in a CAM array. The method steps for accessing data from a CAM memory can be practiced with well-known address counter with a R/W logic used to access data in a conventional RAM memory.

Inventions I and III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention (I) has separate utility such as it does not require biased sequence order for accessing rows of CAM cells array. Invention (I) can be used in a conventional RAM memory using linear sequential or random order for accessing data.

Similarly, inventions II and III are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention III has separate utility such as it does not require the method steps for accessing data stored in a CAM array. The subcombination, for accessing rows of cells in a CAM array using in a biased sequence order, can be used with a conventional RAM memory using linear sequential or random order for accessing data. See MPEP § 806.05(d).

Because these inventions are distinct for the reasons given above and have acquired a separate status in the art because of their recognized divergent subject matter, restriction for examination purposes as indicated is proper.

During a telephone conversation with Charles E. Shemwell on March 17, 2004 a provisional election was made without traverse to prosecute the invention of Group I, claims 1-22 and 39-49. Affirmation of this election must be made by applicant in replying to this Office action. Claims 23-38 and 50-61 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Claim Objections

Claims 3, 4, 18 are objected to because they lack antecedent basis:

Claim 3, "the second counter" should be "a second counter".

Claim 4, "the first counter" should be "a first counter".

Claim 18 recites "the second counter" which depends on claim 1 and does not recite "a second counter".

The Applicant appears to use interchangeably the term "counter circuit" with "counter" throughout the claims. Appropriate correction is required.

Drawings

The drawings are objected to because the application lacks formal drawings.

The informal drawings filed in this application are acceptable for examination purposes.

When the application is allowed, applicant will be required to submit new formal drawings. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-21, 39-44 and 46-49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Oh et al. (US 6625766).

Regarding Claim 1, 39, 44, 2, Oh substantially discloses an apparatus and method for testing a semiconductor memory device, comprising:

A CAM, such as a semiconductor memory array (100), which has a plurality of rows of cells.

FIG. 6 shows an address generating circuit with identical upper and lower portions relating to X and Y address, respectively. For examination purpose only the upper portion X address generation circuit will be taken into consideration.

A first counter circuit including an X-address minimum value register (40) and an (address counter 44) coupled to the memory array (100) and adapted to store an address value from X-address minimum value register 40 in response to a load signal, and to incrementally adjust the address value in response to a first control signal (XCLK) and to further reset the address value for a start address in response to a second control signal (CLEAR).

Application/Control Number: 10/002,713

Art Unit: 2133

A second counter circuit including an X-address maximum value register (42) for storing a limit value (X-maximum value).

A compare circuit (60) coupled for receiving the address value from the first counter circuit (44) and the limit value from the second counter circuit (42), where the compare circuit (60) generates the second control signal (CLEAR) same as X carry out signal XCARRY, if the address value (44-OUT) and the limit value (42-OUT) have the same value, then XCARRY is logic "1".

Regarding Claims 39 and 44, in addition to the common limitations applied to claim 1 above, Oh further discloses means (address counter 44) for accessing data stored at a first address value (minimum value Xmin) in the semiconductor memory array (100), in response to (CLEAR) and clock signals XCLK and an address decoder, which is normally coupled between the first counter (44) and the memory array (100) for selecting one of the rows (X-address) of memory cells corresponding to the address.

Regarding independent Claims 1, 39, 44, and dependent 3, 11, 17 and 18, Oh does not disclose a second counter for incrementally adjusting the limit value in response to the second control signal. However, Oh discloses substantially an identical counter circuit including an X-address minimum value register (40) and (address counter 44) coupled to the memory array (100). Further, he discloses a second counter circuit including an X-address maximum value register (42). It would have been obvious to a person having ordinary skill in the art at the time the invention was made to add the identical address counter 44 between the register (42) and the comparison circuit 60, in

the second counter circuit of Oh, as to incrementally adjust the limit value by increasing or decreasing the counter accordingly, in response to the second control signal (CLEAR), since the counter in the second counter circuit functions identically with the counter in the first counter circuit.

Regarding Claims 4-6, Oh discloses first counter (X address counter 44), which increases by one up to 1023, in response to the clock signal XCLK, wherein the counter incrementally adjusts the address value by decreasing the address value by a count of one.

Regarding Claims 7-9, 12-15 and 40-43, Oh discloses address counter 44, which inputs a minimum value Xmin, in response to a load signal (LOAD), corresponding to a storage location in memory array (100) and increasingly counting in response to clock signals XCLK, starting from the minimum value Xmin and reaching the maximum value, Xmax, of X addresses, and where the Xmin and Xmax value can represent the starting address of the memory.

Regarding Claims 10 and 6, Oh discloses a programmable storage elements registers (40) and (42), which store X address minimum value (Xmin) and X address maximum value (Xmax), respectively, representing the starting address of the memory.

Regarding Claims 19-21 and 46-49, Oh does not disclose a third counter circuit to store a block select value, the third counter being adapted to incrementally adjust the block select value in response to a third control signal and to assert the first control signal when the block select value reaches a predetermined value, and further a fourth counter circuit to store a block select limit and to incrementally adjust the block select

limit in response to the fourth control signal, and a block select compare circuit coupled to receive the block select value from the third counter circuit and the block select limit from the fourth counter circuit, the block select compare circuit being adapted to assert the fourth control signal if the block select value and the block select limit have a predetermined relationship.

However, Oh substantially discloses an address generator comprising a first counter circuit, which includes an X-address minimum value register (40) and an (address counter 44) and a second counter circuit having an X-address maximum value register (42) for generating an X, Y address for selecting memory locations. The disclosed address generator similarly is capable of adjusting a storage memory block select value. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to use identical counters, as taught by Oh, for the purpose of selecting storage memory blocks, since the disclosed address counters perform memory cell as well as storage block selection.

Claims 22 and 45 are rejected under 35 U.S.C. 103(a) as being unpatentable over Oh et al. (US 6625766) in view of Giles et al. (US 6085334).

Regarding Claim 22, 45, Oh substantially discloses a semiconductor memory array (100) including a plurality of rows of cells and a plurality of word lines (data lines) coupled respectively to the plurality of rows of cells, as shown by an address generating circuit 22 and a data generating circuit 24, in the prior art, FIG. 2.

An address decoder coupled between the plurality of word lines and the address value (XA0, XA1, XA2,....XA16) generated from the first counter circuit, (44, FIGS. 6 and 7), where the address decoder activates one of the plurality of word lines (DATA) according to the address value (X,Y) such that the data word is coupled to the output of the memory array (100).

Oh does not disclose an error detector coupled to receive the data word from a CAM array and having circuitry to determine whether the data word contains an error. Howe ver, Giles et al. (US 6085334) discloses a built-in self-test (BIST) and self-repair of memory (BISR) devices, including an error detector data compare 34, which receives the data word output from the CAM array (40), verifies the memory output data at the address under test and determines whether the data word contains an error. When an error is detected, data compare 34 provides a fail indication to error qualifier 38, which provides a repair signal to BISR circuit 39 including a content addressable memory (CAM), FIG. 1. It would have been obvious to a person having ordinary skill in the art at the time the invention was made to add an error detector, as taught by Giles, at the output data of the memory array of Oh, for the purpose of detecting memory device defects, which are sensitive to environmental conditions and are not exhibited over the entire operating range of the device, as to assure the quality and proper operation of the memory device.

Page 10

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to James C Kerveros whose telephone number is (703) 305-1081. The examiner can normally be reached on 9:00 AM TO 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

U.S. PATENT OFFICE

Examiner's Fax: (703) 746-4461 Email: james.kerveros@uspto.gov

Date: 18 March 2004

Office Action: Non-Final Rejection

James C Kerveros

Examiner Art Unit 2133

Albert DeCady Primary Examiner